An organic Static Random Access Memory (SRAM) based on p-type, six-transistor cells is demonstrated. The bottom-gate top-contact thin film transistors composing the memory were fabricated on flexible polyethylene naphthalate substrates. All metallization layers and the p-type 
Graphical Abstract

Introduction
The potential of organic/plastic electronics for fabricating large-area electronics (LAE) [1] on flexible substrates with different form factors, has created major new directions for electronic product design and applications. The key driver is the ability of organic materials to form robust films on thin, flexible substrates using low temperature production processes. Significant progress is now being made in fabricating circuits ranging from multistage ring oscillators (see for example [2] [3] [4] [5] and references therein) and logic gates [6, 7] through to 8-bit microprocessors [8] , 8-bit transponders [9] and programmable logic arrays [10] .
The ability to store data, either temporarily or semi-permanently, is an important requirement for many electronic circuit applications. Not surprisingly, then, many different types of organic memory devices have also been reported e.g. switchable resistive memory [11, 12] , floating gate memory devices [13] and memory transistors [14] . Also reported are organic versions of dynamic [15] and static [16] [17] [18] [19] random access memory i.e. DRAM and SRAM respectively.
SRAM is an essential component of silicon-based electronics. For example, it is used in cache memories, microprocessors, systems-on-chip and applications for which speed is more important than capacity. Although SRAM is a volatile memory, so long as it is connected to a voltage supply, the stored data is stable for long periods and, unlike DRAM, does not require regular refreshing. Hence the larger cell area, accommodating two cross-coupled inverters and two access transistors (6-T SRAM), is partially compensated by removing the 'refresh' circuit requirement. Furthermore, in organic LAE applications, integration density is significantly lower than for silicon circuits so that achieving good operational speed is of greater importance than smaller cell size.
An early report on organic SRAM was by Takamiya et al [17] who used a 12 x 12 array of 5-T write-only pentacene-based SRAMs to overcome the slow actuator transition rate in a Braille sheet display. The same approach was used in a later publication [18] in which faster SRAMs were fabricated from low-voltage transistors based on the more stable semiconductor dinaphtho [2,3- [20] deposited onto a thin aluminium oxide dielectric capped with a self-assembled monolayer [21] . Only a few other reports on SRAMs have appeared, notably by Kumar et al [19] on the design and performance analysis of 6-T organic and hybrid (organic/oxide) SRAMs and Guerin et al [16] who fabricated a complementary 6-T SRAM using p-type polytriarylamine and an n-type acene-diimide.
To date most organic circuits have been produced using small-scale laboratory-based techniques involving electrodes defined by shadow mask or photolithography and with the organic semiconductor deposited by spin-coating or vacuum-evaporation. A wide range of dielectrics have been used including both organic and inorganic, with the former generally being deposited by spin-coating. Solution-based mass-printing technologies have been reported [22, 23] for organic LAE production. The best circuit performances, though, have been achieved using batch-processing approaches derived from silicon technology [5, [24] [25] [26] and applied under clean room conditions. Such processes, however, require many deposition and patterning steps. For example, the basic transistor array reported by Sou et al [10] required 10 process steps with additional steps then necessary for the e-display and ink-jet printed interconnects for programming the logic array.
It has been suggested that a vacuum roll-to-roll (R2R) process, in which all layers are vacuum-evaporated [27] , could provide the route to fewer production steps and better circuit performance than achieved to date using mass-printing methods. Clear benefits of vacuumevaporation include solvent-free production, high deposition rates and high yield. Furthermore, deposition and patterning methods compatible with R2R production are already available for each layer [27] and allow significant reduction in the number of process steps. In the following, we show that R2R-compatible, vacuum-evaporation processes can be used to produce stable organic SRAM arrays with good response times.
Experimental
Single 6-T SRAM cells and 4x4 SRAM arrays were fabricated on pre-cleaned 125 m thick polyethylenenaphthalate (PEN) film (Dupont-Teijin Ltd). The circuits ( Figure 1 ) were based on p-type, bottom-gate top-contact thin film transistors (TFTs) fabricated using our previously described methods [3, 6, 28] . After the evaporation of aluminium gate electrodes and associated tracks, the 5 cm x 5 cm substrates were attached to the cooled drum of a webcoater (Aerre Machines) which rotated at a linear speed of 25 m/min. Tripropyleneglycol diacrylate (TPGDA) was then flash evaporated under vacuum onto the substrates and cross-linked in situ in a plasma discharge to form a robust dielectric layer, typically ~300 nm thick. To minimise the surface polarity of the TPGDA [29] , a polystyrene (MW=350,000) film was spin-coated at 1000 rpm in a nitrogen glove box from a 3% wt:wt solution in toluene and annealed at 100 o C in air for 10 mins yielding a capacitance Ci = 4.38 nF/cm 2 for the two-layer TPGDA-PS dielectric. between) BL and BL . In this study, and in order to observe the state of the memory throughout the write/read process, the memory was also read directly at the inverters using probes to make contacts at the positions marked VOUT and OUT V in Figure 1(b) . When the access transistors are turned off, BL and BL are disconnected from the cell and cannot be used to interrogate the memory. 
Results and Discussion
We have already reported extensively [3, 30] on the characteristics of TFTs produced using our fabrication protocols. Figure 3 shows that the transfer characteristics of TFTs from the SRAM cells, in this case an access transistor from the array, are also of the same consistently good quality and follow the usual relationships
in the linear regime (VD = -1V), and of the range reported previously [3, 30] . Threshold voltages in the two regimes are -7.3V and -6.2
V respectively. The ON-OFF ratio at ~10 6 in saturation is similar to values we have previously reported [3, 30] . This is despite the larger OFF-currents here which we attribute to the parasitic bulk current flowing parallel to the channel in the higher aspect ratio TFT (W/L = 80) reported in 
Figure 4
Voltage transfer and gain plots of an inverter isolated from a cell in the SRAM array. The construction used for estimating the noise margin is also shown. VDD = -40 V.
In Figure 5 we show the dynamic response of one of the single SRAM cells when a -40 V square wave is applied to BL while WL is enabled and disabled. In this case, the output voltage, VOUT, is measured at the inverter connected to BL in Figure 2 (b). As can be seen, when WL is activated, VOUT follows BL (regions 1 and 3 in Figure 5 ). The time constant for the falling edge to -25.6 V is estimated to be ~0.5 ms while that for the rising edge is ~0.3 ms. The maximum negative swing is less than expected from the static transfer characteristics. This is a consequence of loading effects by (a) the gate leakage current of the second inverter in the SRAM cell and (b) the bias current of the buffer amplifier. The latter has the greater effect as has been observed in previous measurements [6] .
When WL is turned off, VOUT remains close to -3 V in region 4, but reduces to -20 V in region 2 reflecting the stable states of the SRAM cell. As seen in Figure 6 , so long as the 'write'
voltage applied to BL exceeds the trip voltage of the inverters, VOUT always stabilises at -20 V. arising from their higher aspect ratios, coupled with lower gate overlap capacitances. These timeconstants are much shorter than reported by Guerin et al [16] and Takamiya et al [17] , and comparable with those reported by Fukuda et al [18] . They are, however, longer than reported by Kumar et al [19] for cells in which the aspect ratios of access, driver and load TFTs were optimised.
Bias stress effects can often cause organic TFT circuits to shift outside their effective operating range. Clearly, the stability of the data stored in the SRAM will be dependent on the electrical stability of its constituent TFTs. The hysteresis-free characteristics of both the TFTs (Fig. 3) and inverters (Fig. 4) are indicative of good short-term stability. To test the long-term stability, a cell was programmed by applying -40 V to BL while WL was enabled briefly.
Subsequently, and with VDD = -40 V applied continuously, the state of the memory was read periodically by enabling WL and measuring the voltages appearing on BL and BL . The results are shown in Figure 8 and cover a period in excess of 27 hours. As can be seen, BL remains constant at about -3 V throughout this period. BL also remains well-defined changing only slightly from -21.5 V to -23.1 V, thereby increasing slightly the discrimination between 'high'
and 'low'.
Figure 8
Long-term data retention in an SRAM cell with VDD = -40 V applied continuously. The discrimination between BL and BL improves slightly with time.
In addition to excellent stability against bias stress, our SRAMs showed good environmental stability. Cells tested two months after fabrication and stored in a closed plastic box in a normal laboratory environment showed very little difference in performance to that reported above.
Conclusions
We have fabricated single SRAM cells as well as 4 x 4 arrays using a roll-to-roll compatible vacuum-evaporation approach for all but one of the process steps. The devices were based on a two-layer TPGDA/PS dielectric and p-type DNTT as the active semiconductor. Turnon voltages close to zero coupled with negative threshold voltage facilitated a cell design comprising cross-coupled, diode-connected (enhancement) load inverters. The sub-ms response time of the inverters enabled rapid writing of data into the memory. Furthermore, once programmed the stored voltages (data) remain virtually unchanged after 27 hours. Switching time-constants of cells in the 4x4 SRAM array were ~40% faster than in the single cell design,
